SR_(Clocked)_Flip-flop_Diagram.svg
Size of this PNG preview of this SVG file:
300 × 145 pixels
.
Other resolutions:
320 × 155 pixels
|
640 × 309 pixels
|
1,024 × 495 pixels
|
1,280 × 619 pixels
|
2,560 × 1,237 pixels
.
Summary
| Description | Gate-level Diagram of a Clocked NAND-gate SR Flip-flop |
| Date | |
| Source | Own Drawing in Inkscape 0.43 |
| Author | Inductiveload |
|
Permission
( Reusing this file ) |
PD |
Licensing
|
I, the copyright holder of this work, release this work into the
public domain
. This applies worldwide.
In some countries this may not be legally possible; if so: I grant anyone the right to use this work for any purpose , without any conditions, unless such conditions are required by law. |